

10/25/60
19576/60
ORD
154730

ISSUE CLASSIFICATION	
Class	Subclass

~~PATENT NUMBER~~

U.S. UTILITY Patent Application

QIPF

PATENT OFFICE

O.I.P.E.
SEARCHED 102 O.A. 102

APPLICATION NO. 09/921561	CONT/PRIOR F	CLASS 496 327	SUBCLASS 276	ART UNIT 2072 2876	EXAMINER M. Nguyen
------------------------------	-----------------	--------------------------------	-----------------	-------------------------------------	-----------------------

Kazufumi Komura
Satoru Kawamoto

BEST AVAILABLE COPY

Delay circuit, semiconductor integrated circuit device containing a delay circuit and delay method

PTO-20-0
1233

[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS Sheets Drawg. Figs. Drawg. Print Fig.		CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) _____ (Date)		NOTICE OF ALLOWANCE MAILED	

	The term of this patent shall not extend beyond the expiration date of said Patent No. _____ _____ _____	_____ (Primary Examiner) _____ (Date)		ISSUE FEE
Amount Due				Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed	_____ (Legal Instruments Examiner) _____ (Date)		ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 369. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FD-302a (Rev. 5-22-64)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached to packet on right laptop bag)